The advent of monolithic integration of mechanical structures with electronics has ushered an era in which microchips can sense and act as well as compute and communicate. The complex device, component and system design issues involving such integrated chips requires the development of new CAD representations, methodologies and tools. A suite of tools that simultaneously considers the mechanical and electromechanical nature in such microsystems with traditional electronics natures is presented. These tools are based on a design methodology that partitions the micromechanical and electromechanical components in a hierarchical fashion into low-level reusable elements. This mixed-domain circuit representation is combined with KirchhofÞan network theory for an integrated microsystem simulation environment. Behavioral models from this hierarchical representation are combined with optimization into a tool that generates microstructure layouts meeting speciÞed performance criteria. A feature-recognition based extractor translates layout geometry into the mixed-domain circuit representation, enabling layout veriÞcation. Models that integrate the effects of process contaminations on a microstructure form the basis of a MEMS testing methodology.
Introduction
Digital design tools such as logic synthesis, semicustom layout and behavioral simulation have drastically changed the digital IC design process, enabling design of complex Òsystems on a chipÓ.
The usefulness of such chips are limited in a world dominated by information that is not represented by 0s and 1s. Overcoming these limitations has led to mixed-signal and mixed-domain technologies that monolithically integrate CMOS electronics with microelectromechanical systems (MEMS), leading to chips that can sense and actuate as well as compute and communicate.
MEMS research into process technologies in the 1980s led to development of micromechanical actuators, microßuidic pumps and valves, and various physical and chemical sensors, demonstrating the beneÞts of miniaturization in sensors and actuators. Recently, such devices have been monolithically integrated with electronics resulting in integrated microsystems [1] . Processes that ease the integration of MEMS with CMOS electronics [2] now allow VLSI system designers to integrate micromechanical components into their microelectronic Òsystems on a chipÓ. As a result, there is a growing need for CAD tools that shorten the design and development time for low-cost, low-volume microsystems that integrate tens to thousands of micromechanical components. Success in this area depends greatly on new design methodologies that allow complex microsystems of mechanical, electrical, thermal, ßuidic, and optical components to be hierarchically represented and simulated. In addition, CAD tools capable of assessing and preventing faulty MEMS behavior are also necessary to ensure the end quality of complex MEMS-based products.
One relatively mature design area is the surface-micromachined suspended MEMS, as exempli-Þed by the recent success of commercial microaccelerometers for automotive airbag deployment and digital mirror displays for high-Þdelity video. The existence of accumulated design expertise, stable fabrication services, and electromechanical modeling tools has made the suspended MEMS technology a good candidate for initial development of design and test tools for MEMS. This arti-cle presents emerging results of an integrated mixed-domain design methodology similar to the mixed-signal design methodologies in the VLSI community. This methodology is based on a hierarchical mixed-domain design representation, and includes a SPICE-like nodal simulation environment, an Ôon-the-ßyÕ component layout-synthesis module, a layout extractor for design veriÞcation, and a fault model generator for test methodology development.
Surface-Micromachined Suspended MEMS
The processing of microstructures has shared the same silicon-based technology used in integrated circuit (IC) fabrication over the last 40 years. Initial microstructures were fabricated in single crystal (or bulk) silicon, however, the VLSI-motivated development of thin Þlm deposition, patterning and etching steps in modern ICs led to the development of surface-micromachined structures. Surface micromachining is easier to integrate with electronics than bulk micromachining, and has become the process of choice for integrated microsystems. Classical surface micromachining [1] begins with the deposition of a silicon nitride layer for substrate passivation of the silicon wafer, followed by a polysilicon layer that is patterned and etched to deÞne the interconnect needed for the device. A sacriÞcial layer (usually phosphosilicate glassÑPSG) is then deposited, and patterned to deÞne anchor cuts. A conformally deposited structural polysilicon layer Þlls the anchor cuts and is then patterned and etched to deÞne the microstructure. Additional sacriÞcial and structural layers are possible. A wet etch in hydroßuoric acid removes the sacriÞcial PSG layer, and releases the resulting polysilicon structure. The MCNC Multi-User Process Service (MUMPS) [3] is an example of a polysilicon surface micromachining process.
As an alternative to polysilicon, microstructures fabricated using CMOS interconnect layers was Þrst explored ten years ago [4] . A CMOS-MEMS process that decouples the micromachining steps from the CMOS process ßow [2] , has the advantage of low-cost fabrication of integrated MEMS and the capability to place multiple isolated conductors within suspended structures. The fabrication steps for a simple cantilever beam are illustrated in Figure 1 . Prototype structures begin with the Hewlett-Packard 0.5 µ m three-metal n-well CMOS process available through the MOS Implementation Service (MOSIS). Anisotropic reactive-ion etching (RIE) of the dielectric layers precisely deÞnes the structural sidewalls, with the top metal interconnection layer acting as an etch-resistant mask. Next, a nearly isotropic etch undercuts the silicon substrate and releases the structure. Fourteen different composite structures can be made by using different combinations of the embedded metal layers and polysilicon. A scanned electron micrograph of a released composite beam with three metal conductors and polysilicon is shown in Figure 1 Suspended microstructures are a class of microstructures that are attached to the immobile silicon substrate through compliant ßexures or rigid anchors. Suspended MEMS includes commercial microstructures such as accelerometers for automotive airbag deployment and digital mirror displays for high-Þdelity video projection [1] . This commercial interest in integrated suspended MEMS/electronics chips and the need for a design and test methodology for increasingly complex designs motivates the development of a CAD tools that focuses on suspended MEMS. To facilitate the design of integrated microsystems, a hierarchical design representation of the MEMS components has been developed, which is similar to existing mixed-signal design methodologies. The hierarchical nature of the design representation enables abstractions that accommodate the application-knowledgeable system designer, the MEMS component engineer and the technology-conscious process/device engineer, yet enable the vital communication necessary for complex system design. This hierarchical nature is possible because the underlying layered batchfabrication process limits the types of manufacturable microstructure geometries. Other hierarchical approaches to MEMS design have been proposed. A more complete survey is available in [6] .
Hierarchical design of MEMS
Consider an integrated oscillator, consisting of its MEMS and electronics components. The MEMS component of this oscillator has to behave like a resonator. One example of a microresonator is the folded-ßexure resonator component in Figure 2 Therefore, adding these atomic elements to the library of circuit elements (transistors and resis- Realization of complex integrated microsystems that include several electronic and micromechanical components requires the use of parametrized behavioral models for the elements in the hierarchical representation. Models can be parametrized as a function of layout geometry (similar to MOS length and widths), material parameters (similar to electron mobility), and operating environment. Modeling intervention during design iterations is only required when a designer insists on device topologies that cannot be constructed from parts in the library, or if additional parameters are required. Tools for mixed-domain circuit simulation, synthesis, extraction and test to support this hierarchy will now be discussed.
Mixed-Domain Circuit Simulation
As was the case for MEMS processing, circuit simulation of MEMS should take advantage of the extensive research in electronic circuit simulation. In electrical simulation, elements (parametrized with their geometry) are interconnected into a schematic that is subsequently netlisted for simulation via a matrix-based simulator derived from KirchhofÞan theory and elemental models.
The actual location of the elements is not important. In contrast to electrical simulation, the mechanical nature of MEMS components results in a coupling between the geometric parameters of each element and the layout position parameters.
Unlike early approaches to integrating mixed-domain behavior into SPICE by translating the mechanical natures into electrical natures, our approach [7] has taken advantage of modern analog hardware description languages such as VHDL-AMS and Verilog-A, which allow the use of nonelectrical natures, similar to [8] . In this context, a ÔnatureÕ is an assignment of physical meaning to through and across variables in KirchhofÞan network theory. In particular, a translational mechan- The mechanical nature of the elements implies that the element geometry and location are tightly related (mechanical interconnection occurs only by abutment). Using an iconiÞed symbol view of each of the elements, a designer is able to put together a schematic of the MEMS and electronic elements in the system. The MEMS portion of the schematic has a one-to-one correspondence to the layout, which provides an intuitive interface for the designer. Coupling the schematic methodology with existing schematic capture tools that are compatible with electrical circuit analysis enables MEMS design to be quick and efÞcient.
The schematic representation of a Ôcrab-legÕ MEMS accelerometer, is shown in Figure 3 . The crab-leg suspension is a popular MEMS spring device, created by joining two beams at 90 ° . Separate macromodeling of the complete accelerometer device is not necessary to conduct the simulation. In a manner analogous to circuit simulation, general models of the beams and gaps are interconnected in the netlist to build the device-level macromodel hierarchically (and automatically). A mechanical shaker test-jig is simulated by attaching an ac acceleration source to the external acceleration input of the mechanical plate element. CMOS electronics is used for the transresistance ampliÞers that detect the displacement current in the comb drive sensors when the proof mass moves due to external acceleration. The ac simulation of the MEMS accelerometer component and attached electronics component is shown in Figure 4 (a). The 6.4kHz resonant frequency for this structure is within 1% of the value generated by Þnite element analysis. The transient response to a 3 ms pulse in external acceleration is also shown in Figure 4 
MEMS Component Synthesis
As is the case with traditional VLSI, the MEMS components in an integrated MEMS/electron- In addition to Ôon-the-ßyÕ synthesis of layouts to meet desired performance speciÞcations, MEMS synthesis can be used for design space exploration, as shown by the complete Pareto curve in Figure 6 . The curve was generated by minimizing noise for several Þxed values of sensitivity, with range > 10g for all the designs. This curve allows the designer to determine the optimum device design from system constraints. As the required sensitivity increases, the number of sense Þngers and the length of the Þngers increases. Since the total accelerometer width is limited to 700 µ m, due to the sticking constraint, the increased Þnger length implies reduced proof mass width, which increases the total accelerometer noise, due to Brownian motion. Since the designer tends to look for a high-sensitivity low-noise design, one option can be to use electronic buffers to boost sensitivity. The coupling the curve of Figure 6 with a gain-noise plot for a buffer can lead to the optimal system design of an integrated MEMS/electronics chip.
Currently, the MEMS component synthesis focuses on the mechanical and electromechanical components, with simpliÞed models of the interface electronics ( i.e. , Þxed value of C para ) used to ensure that the MEMS to electronics transduction elements are optimally sized. Since the system designer will need to use alternate electronics speciÞcations depending on the capabilities of the MEMS technology, it is envisioned that a more complete co-domain synthesis tool can be developed by integrating MEMS synthesis with analog cell synthesis. Previous general purpose approaches to analog synthesis have failed to make the transition from research into industrial practice. Our topology speciÞc-tools are not general purpose and are aimed at enabling the vast numbers of electronics designers currently not experts in MEMS design to include MEMS devices in their application-speciÞc systems.
Layout Extraction
Extraction translates layout into a corresponding circuit representation ( i.e. , a netlist). It enables veriÞcation of layout correctness against an existing circuit representation, and provides an annotated circuit representation that can be evaluated via mixed-domain circuit simulation to verify system behavior. Extraction involves determining the elements in the netlist, as well as their connectivity. The elements can be extracted as Þxed valued ( e.g. , plate has 1 µ g mass), or as geometrically parametrized ( e.g. , square plate has length of 100 µ m). The MEMS abstractions used for mixed-domain circuit simulation are based on geometrically parametrized behavioral models of the atomic elements. Extracting to match these parametrized models enables the reuse of the behavioral models, and is the approach taken in this work. This is similar to device extraction in VLSI, where geometrical parameters for the MOS model is extracted from the layout. Unlike VLSI layout extraction, however, the features (shape, size and position) of each layout rectangle is of utmost importance in recognizing the constitutive MEMS elements. Once the constitutive MEMS elements are recognized, element-speciÞc extraction can be used as necessary.
General feature recognition algorithms for surface-micromachined MEMS have been developed. As the rectangles that comprise the layout are generated by algorithms speciÞc to the layout editing tools, the Þrst step in any layout extraction involves creating a unique representation of the layout. Starting from an input layout in CIF (Caltech Interchange Form), the rectangles in the layout are partitioned into a canonical representation, such that each rectangle (or cell) has only one neighbor on each side. The functionality of each of the cells is then determined by its shape, size and connectivity. Non-structural mask layers (such as those that deÞne anchors) are used to obtain and springs obtained after the atomic recognition is then passed through each of these FSMs to recognize their type [10] . Simulation-based veriÞcation using this level of extraction is a magnitude faster than at the atomic element level, and is seen to be crucial for an iterative design methodology.
A prototype implementation of the feature recognition for element extraction and detection algorithms for functional element extraction for rectilinear MUMPS layouts has been completed.
As an example, an accelerometer layout, its constitutive elements, and its functional elements are recognized in Figure 7 . Extraction algorithms enable the MEMS designer to easily link the layout view to the mixed-domain circuit representation needed for the veriÞcation of MEMS designs.
Test
We are developing generic fault models for capacitive inertial sensors and actuators that are fabricated using surface-micromachined technologies. Generic fault models are desirable because of 
(a) (b) (c)
their applicability to a wide range of devices. They also enable pre-manufacture evaluation, thus allowing for test method optimization. One of the goals that we are working towards is the incorporation of these fault models into our schematic-based MEMS simulator NODAS. This incorporation will essentially enable NODAS to perform as a fault simulator and thus will allow misbehavior analysis through simulation.
Faulty MEMS behavior can result from process contaminations that affect the structure and material properties of a given microstructure. For example, Figure 8 shows the SEM of a defective resonator. This particular resonator has two broken beams which may be the result of the introduction of foreign particles into the fabrication process. Other unwanted structural or material properties can be caused by residual stress, process variations, stiction, or a combination thereof.
Currently, we are focussing on particles since failures induced by these contaminations can be extremely difÞcult to detect.
Process simulation is used to predict the effects that contaminations have on the physical geometries and material properties of surface-micromachined components [11] . Figure 9 shows CARA- 
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MELÕs output for different 2 µ m-size contaminations occurring at different resonator locations, introduced at various steps of the MUMPS fabrication process [3] . FEA is then used to characterize the impact that structural defects have on the key operational parameters of the device. For example, Figure 10 compares the displacement properties of a defect-free resonator with one that has two adjacent comb Þngers welded together as shown in Figure 9 (b).
Conclusion
Hierarchical design and test methods for suspended MEMS promise to shorten the development cycle to days, and enable design of more complex integrated systems comprised of hundreds to thousands of micromechanical elements with microelectronics. IdentiÞcation of reusable hierarchical representations of MEMS components into functional and atomic elements enables a structured design methodology similar to that used for VLSI microelectronics. A comprehensive testing methodology for surface-micromachined suspended MEMS is required to ensure that the designs generated using the above methods can actually be tested for the presence of manufacturing contaminations and extreme process variations. We are developing an understanding of the effect of manufacturing reality on the physical geometries and material properties of surface-micromachined components, which can then be used to create robust MEMS designs.
Finally, we envision a MEMS design environment in which the expert MEMS designer can rapidly iterate on ideas for MEMS designs, in the same integrated environment where a system-level designer can use synthesized and custom-made MEMS components to develop monolithic mixedtechnology chips for reliable, low-cost, low-volume commonplace applications. Such a design environment is essential for designs in which sensors and actuators need to be integrated on the same chip as the attendant electronic information processing capability.
